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1. MOTIVATION FOR A DECISION FEEDBACK SYSTEM
1.1 INTRODUCTION
The challengein contemporary magnetic recording channelsisthe
equalization of the time-domain response of the channelso that each magnetic
flux transition may be accurately detected.With data storage requirements of
highbitdensities and fast data rates,accurate data detection becomes
increasingly difficult. As the channel's bit responses are sampled closer in time
there is a tendency for adjacent bits to time-shift and attenuate the peaks of
each others' response.This phenomenom is called Intersymbol Interference
(ISI), and there are several general system types that have been developedto
solve the issue of ISI and provide improved data detection.Among these
methods are Decision Feedback Equalization (DFE) and Partial Response
Maximum Likelihood (PRML) detection.
1.1.1 DFE System Description
To briefly describe a DFE system, it requires firsta continuous-time filter
in the forward signal path which is responsible for the phaseequalization of the
analog input (the read channel's time-domain response). The filteris targeted to
equalize a dibit.The read head's dibit response is shown in Figure 1.1 andis2
the linear summation of the read head'sresponse to two successivestep
changes in magnetic flux. the steps being opposite one another in polarity. The
filter's response to the dibit generated from the read head is shown in Figure1.2.
The filter increases the slope of the bits'leading edges by delaying low
frequency energy in the impulse response relative to the high frequencyenergy.
Figure 1.2 shows the filter's response, 1+f(z), which shapes the analogsignal
such that its information is concentrated at its leading edge, leavinga gradually-
diminishing tail following its peak.It is this "tail" or the filter's impulse response,
f(z), which begins at sample n=1, that the decision feedback loop must cancel.
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Figure 1.2: Dibit response of the forward signal path continuous-time filter
in DFE
A simple decision feedback system is illustrated in Figure 1.3 to assist in
explaining the feedback loop's function. All the signals shownare differential.
The system considered inthis report uses current to implement its
feedback signal, as this simplifies the summing of the forward andfeedback
signals. ak is an analog bit stream, in is the feed-forward currentoutput from the
filter's transconductor. ifb is the feedback current from the 6-bitcurrent-mode
DAC. and vk is the equalized signal that results from thesum of iff and ifb.a'k is
the output of the comparator and for two-level decision feedbackequalization, it4
is either a +1 or a -1.Finally, sp[0:5] is the DAC control word generated by the
digital feedback filter
ak ICT-fitter
1 +f(z)
Idcff +iff V
k
dcsigsigi
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Figure 1.3: Basic decision feedback equalization loop
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The sequence of differential sums, vks, will always be close to either +1
or -1, thus representing the input sequence of ak bits. The comparator digitizes
the vk sequence to generate the recovered data stream.The feedback filter
uses this data stream to compute and output control words to the DAC which
cancel the energy of the tail over the next 10 cycles.
This method requires that the continuous-time filter in the forward signal
path and the feedback filter be designed with the same impulseresponse, so
that f(z), (the "tails"), will be cancelled over successive clock cycles to eliminate
intersymbol interference.1.1.2 DFE Comparison to a PRML System
7th order
equiripple
filter
3-tap FIR PRML
filter Detector
Figure 1.4: Simplified PRML system
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For comparison. a simplified PRML system representative of the system
in [1] is presented in Figure 1.4.In PRML, the read channel's response must
also be filtered to conform to a specific spectral target that will enable thesystem
to detect data transitions or peaks.
As shown, the system uses a programmable, seventh-order filter withtwo
programmable zeroes in the forward signal path. an ADC (typically 5or 6 bits), a
three-tap adaptive equalizer, and a Viterbi or PRML detector for the detection of
signal peaks in ak.
The seventh-order continuous-time filter of Figure 1.4 isvery complex
compared to the continuous-time filter of the DFE system (which wouldgenerally
be a second-order all-pass filter using two poles and two zeroes).In addition, to
enable the datapath to run at 100mhz, the data stream to theequalizer (FIR
filter) and the Viterbi must be interleaved by sampling trackand hold circuits.
The ADC and Viterbi-detector blocks usuallyconsume significant amounts of
power and area. and along with the adaptive equalizer are also complex in6
design.All of these blocks are unneccessary in a DFE system.In general, the
method of ISI cancellation in a DFE system allowsitto be inherently less
complex, thus consuming less power and area, as compared toa PRML
channel.
Current PRML channels being developed like theone referenced in [1],
operate at sample rates anywhere between 100-200MHz.The DFE system
components considered in this report are targeted for system operation at
100MHz. The difficult issue in the DFE system of Figure 1.3 is the critical timing
path around the loop to the summing node. As DFE does not have the abilityto
store past information with which to make its decision abouta signal peak, itis
vital that the sampling (by the comparator) and its resultant output from the DAC
as ifb be available at the summing node within one clock period.This means
that the DAC, analog summing node, and the Comparator must be able to
operate individually at speeds. that when combined insequence, yield a settled
signal at the summing node within lOns.
1.2 DFE BLOCK DESCRIPTIONS
For this investigation, three of the five blocks shown in Figure 1.3are
designed: the analog summation, the DAC, and the comparator. Thesumming
node is actually included as part of the DAC block. The DAC isimplemented
using n-FET current-sinks and the summing node for iff and ifbwas designed
into the DAC block in order to reduce routing between the forwardand feedback7
paths. Within the DAC the current sum is mirrored and output from the block via
a high-impedance cascode pair.This signal undergoes a current-to-voltage
conversion prior to being input to the comparator as vk.The comparator is a
regenerative-latch with an n-FET differential input pair and a p-FET regeneration
source. The DAC design is discussed in detail in section 2.1, the comparator in
section 2.2, and their interface in section 2.3.
1.3 SYSTEM SPECIFICATION
1.3.1 DC Bias Currents in Forward and Feedback Paths
The loop is designed for a maximum forward signal current of 1240M
peak differential with a common-mode or DC bias current of 870 M.This is the
differential current that would be output by the forward filter. The forward current
is presented to the summing node where the feedback loop subtracts out the
unwanted portion of the signal current via the DAC. The signal current that
results from this subtraction is mirrored and becomes the input to the comparator
which makes a decision about the polarity of the differential signal.The
comparator needs only to distinguish the sign of the differential signal current,
'sigpisign, when the difference is as small as 1/2 Isb (10 ).In order to ensure
proper interfacing among the blocks, the signals and their common-mode or DC
bias currents are as follows:8
Idaf = 870 //A
ldcfb = 320/L4
Idcsig = 550,2-1
and IdefIdcfbIdcsig
There were two design points to consider in choosing these DC bias
currents. {deb is the common mode bias of the 6-bit DAC and was set to 320 //A
when the DAC unit current was chosen to be 10M as a reasonable currentper
unit branch to limit the power consumption of the DAC core. With a code of 0
as its control word, the current output of the DAC is differentially balanced and
both positive and negative outputs of the DAC are sinking 320M (refer to Table
2.1).
It was expected that the maximum differential signal current from the
forward path, in = inpinn, would be about twice what the DAC could sink. A
decision threshold value of about 2/3 of that maximum signal current ( 2/3x
620 ,w4 single-ended [Se]), was chosen to put upper and lower boundson the
comparator inputs. This lead to choosing ldcsig= 550 c A .This allows biasing of
the mirror FETs around a signal swing of ±400 //Aon the single-ended DAC
output currents,isigp and isign. Having established 'deb and Idcsig,
from the equality of equation (1.1) above.
Idef followed9
1.3.2Signal Currents
The maximum signal current levels in both the forward and feedback
paths are given in Table 1.1.All the signals in this table have been defined
above with the exception of the single-ended DAC sink currents,idacp andidacn
Thus, the resultant differential signal current at the output of the DAC is
described asisig = (iffpidacp)(iffnidacn)
±-800M.
,and does not exceed a value of
Table 1.1: Maximum Signal Currents
iffpiffn+620M peak single-ended (pk se) + 870,uA common-mode (cm)=
1490,uA max.
-620M peak se + 870,uA cm = 250 NA min.
iffoffn1240,uA peak differential (pk diff)
idacp -620,uA pk se (code +31) max.
source current,
(note: these figures don't include dc
idacn -640,uA pk se (code -32) max.or the 320,uA dc bias current).
isigp,
!sign
+400M pk se + 550pA cm = 950,uA max.
-400 pA pk se + 550M cm = 150M max.
1.3.3 Critical Path Timing and Error Specifications.
In order for the comparator to have time to makea decision, the DAC
output, isig, must be settled to within 1/2 LSB (10M) inno more than 6.5ns after
a control codeword change on sp[0:5]. Moreover. the codeword change must
occur during the time that the comparator is latching a decision from the10
previous signal input. This is shown in Figure 1.5 below. The comparator's low-
true control signals. nrst and ncmp must be two-phase. non-overlapping signals
within the comparator (external to the comparator. the control bitsare compare
and reset, both inverted within the comparator block).Based on this type of
comparator's general performance, a decision is latched typically between 1ns
and 2ns [5], [6], and the DAC is given about 1 5ns to switch code values in its
core. Thus, more time is available for the DAC output to settle if the codeword is
changed at 1 ns to 2ns following ncmp going true.
sp[]
ncmp
nrst
123 4 5 67 8 9 10 11 12 13 14 15 16
time(ns)
Figure 1.5: DAC-comparator signal timing diagram
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The DAC is targeted to achieve a maximum differential nonlinearityerror
of less than 1/2 LSB over all codes and worstcase process-voltage-temperature
corners (PVT). Likewise, the comparator design is targeted to be able to makea11
correct decision with a minimum input differential voltage corresponding to a 1/2
LSB differential output from the DAC of 10u,-1.12
2. BLOCK DESIGN
2.1DIGITAL TO ANALOG CONVERTER (DAC)
The DAC is composed of two sections. The first section is the DACcore
which responds directly to the digital feedback filter to providethe signal
feedback in the loop.It uses the 6-bit control word from the feedback filter to
activate switches which sink current from the complementary sides of the DACat
the analog summing node, through the six current sink branches.Within this
core. there are two blocks named SWLEV2 and SWLEV3 which are used to
control the voltage levels on the gates of the switches; their designs willalso be
reviewed. The second section provides bias voltages for the DACcore and the
signal path FETs, and contains the analog summing node of the forwardand
feedback signal currents. The complementary sides of the currentoutput from
the signal path are compared against one another at thecomparator to
determine the sign of the signal at the summing node.It was intended that there
be enough margin designed into the possible signalsums, along with sufficient
accuracy of the DAC feedback signal, such that any threshold mismatchor
random offsets at the differential output current mirror wouldnot result in a sign
error upon comparison. This margin is quantified in the design discussionson
the core and the signal path that follow.13
2.1.1 DAC Core Design
The quantization of current in the core is accomplished using six sets of
arrayed n-FETs. The number of parallel FETs in each set is determined byan
appropriate power of 2 (2° through 25), as shown in Figure 2.1. A unitcurrent of
10,u24 (differentially, 1LSB=2014 ) was desired to keep thepower consumption
of the DAC at approximately 5mW. Using a conduction factor of k'= 90,LIA / v2
and assuming a VT .70.7v and a V = Vasa, +VT1.2v, anoriginal estimate of the
sink FETs' unit size W/L ratio was calculatedas 7/8 using the equation
21dsat
k'( T
, .The ratio was increased to 7/6 and after a higher gate
voltage was chosen and after SPICE simulations revealeda larger VT0.8.
The gate length was chosen to be 3.2um basedon previous designs in
silicon for this particular CMOS process.Nearly halving the gate length was
desirable for limiting the total area of thecore, especially for the two MSB
branches which have 16 and 32 arrayed sink FETs respectively.However,
halving the gate length also increases the percent difference in unitcurrent
between each branch due to current density and threshold mismatchesof the
smaller devices.The percent current density and threshold mismatchare
calculated for devices oflengths 3.2um and 1.2um for comparison in section
2.1.1.1.Unit Current
SP[0] Spill
Bit 0 (LSB)
sc_
SWLEV2
out out2
Bit 1
so1r
SWLEV2
outs out2
0 0
SP[5]
Bit 5 (MSB) t
spin
SWLEV3
outl out2
Figure 2.1: DAC Core- current sink branches 0-5
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The branch switches are controlled by the 6-bit control word output of the
feedback filter. The DAC control bus is labeled SP[5:0] in Figure 2.1.It is split
out to the inputs of the six SWLEV blocks as SP[0]SP[5]. The SWLEV blocks
will be discussed in section 2.1.1.2 providea reduced switching voltage range.
Using the SPICE dc operating point solution to attaina value for the backgate
voltage on the n-FET switches, a nominal threshold voltagewas determined for
the switch devices. The gate voltage "on-off'range for the switches was then
determined by fixing a nominal value for the drain voltageof the sink FETs,
V so that an "off' switch had V < Vctink .Likewise, an "on" switch had its
nominal Vdsat voltage set to T"
g,.
0- .5v.
dink ths.15
The code control table for the DAC is shown in Table 2.1.It shows that
the decimal code of +31 (count 63) will result in 620 c44 being sunk from the
dacp node, while the code -32 (count 0) will result in 640 uA being sunk from
the dacn node. The DAC is differentially balanced at code 0 (count 32) when
both dacp and dacn have 320,a/4 being sunk by the DAC branches.
Table 2.1: DAC Control Codes and Resulting Differential Output
Current
weight
32:
1
16:
1
8:14:12:11:1Differential sum of currents
w=10uA
uA dec.
code
sp[5-0][5][4][3][2][1][0]
idacpIdacn
idacn=1 W0 1 1 1 1 1 +32w+ 16w+8w+4w+2w+1w-1w= 62w620 +31
0 1 1 1 1 0+32w+16w+8w+4w+2w-1w-1w= 60w 600+30
0 1 1 1 0 1 +32w+16w+8w+4w-2w+1w-1w= 58w580+29
0 0 0 0 1 0+32w-16w-8w-4w+2w-1w-1w = 4w 40+ 2
0 0 0 0 0 1 +32w-16w-8w-4w-2w+1w-1w = 2w 20+ 1
diff.
Balanced
0 0 0 0 0 0 +32w- 16w- 8w- 4w- 2w -lw -lw = Ow 0 0
1 1 1 1 1 1-32w+16w+8w+4w+2w+1w-1w = -2w 20 1
1 1 1 1 1 0-32w+16w+8w+4w+2w-1w-1w = -4w 40 2
1 1 1 1 0 1 -32w+16w+8w+4w-2w+1w-1w = -6w- 60-3
1 0 0 0 1 0-32w-16w-8w-4w+2w-1w-1w = -60w -600 30
1 0 0 0 0 1 -32w-16w-8w-4w-2w+ 1w-1w = -62w -620 31
id,=0 1 0 010 0 0-32w-16w-8w-4w-2w-1w-1w = -64w -640 3216
2.1.1.1 Current Mismatch between Core Branches
Pelgrom et al. [2], have shown that the measured current mismatch in two
parallel-connected MOSFETs is accurately modeled by the following equation:
a(/d)462(1:7)
I (VOS 1TO
(2.1)
To calculate the standard deviation of the current, (2.1)was used in
conjunction with the mismatch data for VTO (Ov substrate voltage) and the
(w
current factor,13 = kb-),and is documented in [2]. Their standard deviations,
as given in (2.2), are described using an empirical area proportionality constant
A, for local variations and a spatial parameter, S, for global variations, both of
which were also derived in [2].For example, in (2.2) the term AvTo represents
the variance of threshold voltage with device area, while Sv7-0 represents the
variance of threshold voltage with the global spacing of devicesacross a wafer.
D is the horizontal spacing between devices.
) - TSvroD
WL
242 anda2 (fl) :Y+ SAD'.
102 WL
(2.2)
It was found that the variations of VTO and /3 with spacingwere negligible
with respect to the variations of these parameters witharea, so the calculation
for current mismatch was done using only the areal variationterms for each
parameter.17
The empirical results of [2] show a value of 30mv- um for Ayr() for a 50nm
gate-oxide process, and a value of 1.9%um for A for a 25nm gate-oxide
process.Also from [2], Pelgrom reports that threshold mismatch is directly
proportional to the gate oxide thickness, whereas/3 mismatch remains constant
with respect to different gate oxide thicknesses.Using this finding, the 1 pm
CMOS process in which the DAC is designed has a gate-oxide thickness of
20nm, so the Am, value can be divided by 2.5 yielding 12mv- Afl doesn't
scale so the quoted value of 1.9%,um is used. These values of Am and 43
weresubstitutedinto(2.2)alongwiththesinkFETunitareaof
WL = (3.7 pm)(3.2pm) and the computed variances were entered into (2.1).This
result was multiplied by the square of the DAC unit current of 10 pA,and the
standard deviation of the current in any one of the parallel sink FETs was found
to be 0.132,uA.This is compared to the current variation in a device with the
same W/L ratio but with area WL(1.4,um)(1.2pm),which is computed to be
6(id) =0.35 1,u,-1.Because FETs mu-m5 in Figure 2.1 are always sinking current,
each sink FET contributes to error in the feedback signal regardless of the code.
Using a sink FET size of W/L=1.4/1.2, the signal error could beas much as
22.13,u24, or 1lsb.Based on the design size of W/L=3.7/3.2, mismatch could
result in up to 8.34,url.This level of mismatch is barely acceptable at less than
1/2 LSB.These results indicate that in practice, keeping the W/L ratio and18
device size of 7/6 would have been important to obtaining acceptable matching
performance in the DAC core.
2.1.1.2 SWLEV Blocks
To reduce current transients when switching between current brancheson
a code change, a block called SWLEV2 was designed to provide a reduced
switching voltage range. The topology for this blockwas taken from a design by
Segaram [3] and is illustrated below in Figure 2.2. The nominal voltagerange
that SWLEV2 was designed to provide is 1.5v< Voutswi_Ev2 <3.5v. Reducing the
voltage swing to 2v at the gates of the switches cuts the magnitude of thecurrent
transient by more than one third, with respect to an otherwise 3.3v swing (VDD-
Vdmo).
The capacitances that act as a load on the two summing nodes, dacp and
dacn, are primarily the drain-source capacitance (Cds) of the signal pathsource
FETs P3 and P4 ( 144um/2um devices) shown in Figure 2.5, and thegate-
source capacitance (Cgs) of the switch arrays for the six branches, sp[ ] and
sn[ ]. The switch array load value is calculated to be 2.1fFper each 2um/1.2um
switch or approximately 135fF total in the worstcase of code 0, when all the
switches to the dacn line are on. However, becauseone of the switching paths
is conducting at all times on each current leg, and becausethe switches are
providing a cascoding effect, there is little change in capacitiveloading on dacp
or dacn with changes in code.spin
i1a
VDD
>0 > inn
i1ci1d
>0 inp
GND
0
4-Pip
nin
onig
1-
Cg
Cgd
outl
p2
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Figure 2.2: SWLEV2 Block with cbd/gds parasitc dependence for output-low
discharge
The inverters at the input of Figure 2.2 are present to speedup the edges
of the control signal coming in on sp_in. The input invertersare sized to ensure
that SWLEV2's outputs change such that in each branch pair, both switchesare
momentarily on. Code changes result in a changing edgeon sp_in, and the goal
is to keep at least one (or both) outputs, outl and out2, above the VT of their
branch's switch.This is to prevent further current transients that would result20
from having both switches off during a code change due to a slow output change
in the SWLEV2 block. This condition is illustrated in Figure 2.3.
both sn[ ] and
sp[] off sp[ ] on
undesirable
Vgate= output of SWLEV2,VS = source voltage of switch,
both sn[ ] and
sp[] on
sn[ ] off
VT = threshold voltage of switch
sp[] on
desirable
Figure 2.3: Effect of SWLEV2 block on switching characteristics
The central circuit of SWLEV2 and SWLEV3 can beseen to have an
active current path through FETs pin or pip, whichever device is turnedon by a
Ov input at its gate.That current in combination with FET nin sets up a gate
voltage for the pull-down FETs, n1 and n2. The devices p1 and p2 provide the
pull-up strength for an out_high output. The DC analysis forone of the outputs
is as follows:
out law = f'sg (pis) = Vg, (n1)IZTN +V(ply)
VTVrds, (P Is) (2.3)out_high ,----VonVd.,(p1)where (2.4)
,
,i.,(P1)= vp)=Ij[D,v,) v,)2and
lc? ,,12(w /,
lc' p(w 11)
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FETs pi s and p2s are always on and saturated (although just barely
when their series n-FET, n1 or n2 is fully conducting).FETs n1 or n2 will
conduct in saturation when their respective output is at the out_high level of
-3.4v. The complementary n-FET will be barely conducting when its output is at
the out_low level - 1.2v.
The width of the input devices, pip and pin, are responsible for the maximum
output voltage level, as their width controls the value of nig via the current that
they source. With regards to Figure 2.2, the parasitic drain-bulk capacitances
on n1 and n2 are responsible for the out_low output's R-C time constant, which
is shown in Figure 2.4. As a pull-up turns on, p2 for example, and out2goes to
the out_high voltage level, the complementary output, outl, has its pull-up
turned off and FET n1's Vds shrinks. The drain-source impedance of p1s starts
rising and increasingly less current flows in this branch.SPICE simulations
show that the Rds of the p-FETs averages8001M (this is only at the knee of
the vds / ids curve), while both p1s and n1 are turning off,as shown in Figures
2.4a and b. The Cdb of n1 is about 8.5fF. Referring to Figure 2.2 itcan be seen5 0
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Figure 2.4: Complementary outputs of SWLEV2 block(a) high and low
output voltage characteristic clocked by sp_in, and (b)current through
series p-FET.23
that both Cdb and Cgd for p1s are in parallel with n1's parasitic, and they account
for another 6.5fF. The rate of approaching the ourl_low voltage level is roughly
equal to
rd, x c 1 2n,s..
In Figure 2.4a it shows an exponential decay on outl throughout a single
clock cycle when out2 is high, but in fact, the out_low voltage doesn't reach it's
final value; n1 is still slowly pulling current from the parasitic Cdl when the DAC
code changes. As Figures 2.3 and 2.4 indicate, itis desirable that n1 or n2
dischargetheirparasiticdraincapacitance somewhat slowerthanthe
complementary output rises, as this allows the complementary switches in the
core to both be momentarily on. All that matters is that the out_low value
reaches a level where it shuts off its branch switch at the beginning of a new
code cycle, but in fact, in the slowest corner case, the shut-off voltage is reached
in 1.3ns, and in the nominal case, in 0.6ns.
2.1.2 Output and Bias Circuits
The DAC core sinks current away from the analog summing node and the
resulting signal current is output from the DAC via a differential pair of high-
swing cascode mirrors, as shown in Figure 2.5. Connecting the gate of M4(8) to
the drain of M2(6) makes for a low-impedance input for the signal current at
those drains, and the output mirror creates a high-impedance at Vout.AVDD
PSET
I=250uA
P2Lt,
dacn
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Figure 2.5: The DAC Signal Path and Bias Circuit
OUTP
2.1.2.1 Bias Circuit
The sizes of the devices in Figure 2.5 are given in Table 2.2. Thebias
circuit generates its reference current from the input voltagelabeled pset. The
Table 2.2: Device Sizes for the Circuit of Figure 2.5
Device Label W/L
PO 125/3.2
P2 4/5
B2 134.4/1.8
P3, P4 144/2
M4, M5, M8, M9 105.6/3.2
Device Label W/L
P1 5/3.2
B1 10.6/10
B3 11.3/10
M2, M3, M6, M7 240/1.225
pset voltage applied to the gate of any p-FET device of the same length of
3.2um, will generate a current in the amount of 2,a4 per 1um of width because of
the ratio of the magnitude of the current source to the width of device PO
(250uA/125um).The current being mirrored in this reference circuit then is
nominally 10 ,u,-1The device P2 is not matched to any other FET, but has a long
gate length in order to keep its Vds large and therefore keep the bias voltage
VB1 at approximately 1.3v.
To keep the output stage devices in saturation over the signal current
range (150 pA to 950 //A ),the bias voltage VB2 needs to be approximately
Itsaa/8 ±VcisaLll 6'71.16The threshold voltage of device M6 is the larger portion of
the bias value due to the FET's backgate bias which increases the threshold
voltage.It follows that Vs2(3) is able to remain at about 2/3 the total voltage drop
across the cascode FETs. Also the FET B1 was used to create a voltage
DACBIAS= r,, +VT5to bias the sink FETs in the DAC core.
2.1.2.2 Output Circuit
Some characteristics of the output circuit were mentioned above.The input
impedance was required to be very low in the signal current path. Figure 2.6(a)
and (b) show the signal path cascade and its small-signal equivalent circuit.a) b)
VB2 2
1iH)
0
_J m3
r! m5
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Figure 2.6: Small-Signal Models of the Signal Path: a) schematic of signal
path cascode, b) small-signal equivalent circuit of (a) to calculategin, c)
schematic of the output signal mirror, and d) small-signal equivalent circuit
of (c) with parasitics.
Summing currents at Vs2 in (b) yields
irst + g h A-2gds' (Ftst and (2.5)grn4!st
gdc-L
(2.6)
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Substituting the expression for Vs2 in (2.6) into (2.5) and gathering terms gives
gds4g<rs2gm= +g,g,,
:sr
as4
t
g a's4
g mhs2bs'
Neglecting the gmbs2Vbs2 term and realizing that thegm terms are an order of
magnitude greater than the gds terms, an approximate expression forg results:
Kin
1St
(
gds4gds2+g,n4g.2±g.4gd,2
+ g ds2 + g,2
7= gm4 (2.7)
gm4 was calculated to be about 1730 i.LS while the SPICE small-signal analysis
reported gm4 =1352 duS or 74052.
Also ofinterestisthe outputcircuit's frequency analysis as the
components of the feedback loop are required to operate at 200MHz. Asan
independent stage, referring to Figure 2.6(c) and (d), the output cascodewould
have a high-impedance output node equivalent to
(a
gds 3ds5
Km,1
,which is
calculated to be roughly 4.15 MO. The cascode design providesisolation for the
signal nodes, Vs3 and Vs7 (from Figure 2.5), keeping the signalcurrent steady at
those nodes when voltage glitches occur at Vout.Both figures indicate that
there is however, an external load present which dominatesthe total output
conductance, and renders the impedance low at the output nodes.This will be28
shown in section 2.3 where the interface between the DAC and the comparator
is discussed.
To do the frequency analysis, an ac voltage source was placed at the
gate of m5 (in Figure 2.6(d)) to represent the small-signal voltage changes that
occur as the signalcurrent changes. Takingintoaccount theparasitic
capacitances and the external load capacitance shown in Figure 2.6(d), the
current is summed atthe drainof m3 asfollows:
L'(Scga3+ Sc Le+g1+g,,),
3(gds37,3) which yieldsan expression for V53,
(SCgd,Sc+ ggd,3)
Le
=
(gdognu
s3
Summing currents at Vs3 gives
(2.8)
Sc. Vs;gm3j s3gas3V+ g= Sc. gVSc5V + g ,,Vgds5V + SCdb5V
The expression in (2.8) is substituted for Vs3. The equation is simplified
usingtheapproximationsgm, » gds3,gdandzL >> g ds3 Doingthe
multiplication with Vs3 results in an expression for the total transfer function:
(Segg,5)
(c.+ + 45)+,;(c+Le)+gL(c,+, 5 + +gm3(gL+ gdc3)1
gnu
The capacitance values are calculated refering to [4].The gate-drain
capacitances. Cgd3 and Cgd5, are approximatelyeg,1/ = ,where Lo is the29
lateral diffusion overlap in microns. Wneff is the effective width of the drainor
source area, = 2IVD.Here, the width diffusion, WE), is 0.34um for an
n-channel device. Co, is the capacitance per unitarea of the gate oxide,
E
1.73 f7" I ,um- in the process being used. Using these expressions and
the device widths, cgd3 and Cgd5 are calculated to beon the order of 35fF (SPICE
reports 43.2f and 18.4f, respectively). The evaluation ofcse, cLe, and Cdb5 are
also made using the expressions in [4] with the following constants foran n-
channel device: = 0.32fT: / ,tim2 , = 0.27fF / um andPB = 0.8v.The three
capacitances, Cse, Cie, and Cdb5 ,were calculated to be between 150fF and
240fF, with an estimate of 200fF for CL. Thus,a further simplification is made
using CL, » co, andcam, »co, to give
0 gm;(,S'c g
gLg.3S(g,n3cLegt. cdbi))S'eL, (ccdb,)
The final result after multiplication and combining terms is:
gd5
1S
g m5 g,5
(
gL (gcLe+gL(c+cdj
+S2
gL gm3
CLe(Cse +c17,5)'\
gLg,,)
(2.9)
The value of the right-half plane zero is computedat 97Grad/sec or
-16GHz. (SPICE puts it at 30GHz) while the two left-half planepoles were found30
solving the quadratic in S. and were calculated to be at 175MHz and 2.2GHz.
SPICE finds the first or dominant pole right at 125MHz.
The gain of the output stage is not of concern except for stability,as RL=
1/ GL causes a current to voltage conversion of the output signalcurrent.
However, the choice of RL in conjunction with the DC bias current of theoutput
mirrors and signal current swing, does determine the voltagerange of the
converted signal, and this range should be as largeas possible. The choice of
RL is discussed further in Section 2.3.
2.1.3 DAC Simulation Results
2.1.3.1 Output Linearity
The DAC was simulated over fifteen PVT cornercases listed below with
the following denotations: F, S, Nfast, slow, and nominal process; H, L, N
5.25v, 4.75v, and 5.0v AVDD voltage; 85, 0, 50 operational temperature in
degrees C.
FL85 FLO FN50 FH85 FHO
NL85 NLO NN50 NH85 NHO
SL85 SLO SN50 SH85 SHO
The worst-case nonlinearity occurs for the Fast, Lowvoltage, 85 deg. C case
and is shown in Figure 2.7. The figure illustrates theabsolute current deviation
from the ideal unit-current for thatcase multiplied by the code's number of units.31
This calculation is plotted when going from code -32 to +31,and from code +31
to -32. The figure shows that the nonlinearity is symmetric aboutthe code axis,
the greatest nonlinearity being about -81.
10
-10
0 8 16 24 32
Numeric Code
40 48 56 64
dnll
- - - dnI2
Figure 2.7: Plot of DAC nonlinearity for code stepping -32to +31 (dnI1) and
+31 to -32 (dnI2)
2.1.3.2 Output Transition Speed for Maximum Codeand Signal Changes
The DAC's settling time must be less than about6ns of a 100MHz period,.
and must meet this requirement fora worse case code change of 1/4 the code
scale, or a numeric change of 16, ±8 abouta code of 0. To view an unrealistic32
case but one that would indicate the limits of the DAC's speed, a simulation
using a maximum signal swing and full-scale code change was done.The
maximum possible current change in the DAC would occur for the ideal forward
signal currents and the feedback currents shown in Figure 2.8.In figure (a) the
fp=1490uA ifn=250uA ifp =250uA
io=860uA io=240uA
oaop=630uA idacn= OUA
ifn =1 490u
i
0=250uAi
ou=850uA
Idacp=OUA idacn =640uA
(a) (b)
Figure 2.8: Maximum current swing in the DAC signal path. (a) maximum
positive differential (code =4-31), and (b) maximum negative differential
(code =-32)
forward current starts at a maximum differential of 1240,uA (14901w4-250M ),
and the DAC must sink a maximum differential of 620M.The resulting
differential output current swing should be ioutp-ioutn=6201,A.In figure (b) the
opposite differential is shown.
Simulating the above maximum changes it was found that in the two worst
PVT cases (FL85 and SN85) the differential output settled within 8ns.A second
simulation was performed using a code transition of 0 to -1,so that all the control
word bits would have to change simultaneously from 0 to 1. Thefeed-forward100
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Figure 2.9: Differential transientresponse of the DAC core (idac) with
change of control codeword SP[0:5]. Also shownis the differential DAC
output (iout) due to the same step change.
current was fixed at the forward signal path's common-modecurrent of 870M,
and the transient response to this code step is shown inFigure 2.9.
In this example, the code is going from 0(000000) to -1 (111111) and
then back to 0. This is a worst-case PVTcorner using SLOW process models at
85 degrees C and a 4.75v supply, and consequently,the unit current is only
8.87M.Thus, the expected final value should be only17.74M.From the time
the code begins to change at 20.5ns, indicatedby the code bit SP[5], to the time34
idac settles to within 3.3% (0.59M ) of the final value there is a period of 4.5ns.
The settling characteristic oflout is shown to lag that of idacby 1.5ns to 2ns,
sinceitis generated after the signal summation ofi-dacandiff ,and then
mirrored to the output of the DAC. The simulation shows that its settlingtime
from the time of the code change to 3.3% of final value is 5.8ns. The 1/2LSB
error level was 1/2 the signal output in this case, and the 3.3% error was chosen
arbitrarily to illustrate the DAC's ability to settle close toan ideal value in a
reasonable time.If settling to 1/4 LSB is examined (settling within 4.4M ), both
idac and lout reach this level of accuracy in less than 5ns.
2.1.3.3 Power Consumption
Based on the DC bias currents, the signal path was expected to dissipate
550pA the core sink branches 640pA,and the bias circuit was designed to use
35M,which would result in a total of 1.23mA or 6.1mw. SPICE simulations
indicate that the AVDD-supplied portion of the DAC does indeeduse very close
to this original power estimate as the results rangeover PVT between 5.7mw to
6.2mw.
Unfortunately, this is not the total of the DAC'spower consumption, and a
valuable lesson has been learned regarding the pitfalls ofswitch-control circuits.
As it turns out, the switching circuits (SWLEV2 and SWLEV3),which were
considered for their ability to speed the core's settling time, havea large power
drain built into their topology.One of the outputs must be high forany input35
level which results in near-constant current consumption, along with the input
branch which is also a static power drain as it is always on. The SWLEV2 block,
which is designed to drive a 50fF load, uses 150,uA in its output branch: its input
and bias FETs use 400,uA,for a total of 550,uA.The SWLEV3 block is
designed to drive a 100fF load for the two most significant bits, and this block
uses a total of 1.4mA. The DAC uses four SWLEV2 blocks and two SWLEV3
blocks.This brings the total of the VDD-supplied blocks to 5mA or 25mw of
power.Obviously, this is not an acceptable result, and the SWLEV circuits
should not be used in a low-power design.
2.2 REGENERATIVE LATCHING COMPARATOR DESIGN
It is important for several aspects of the comparator to discuss its design
in conjunction with the DAC-to-comparator interface circuit, shown in Figure
2.11.However, the basic design of the comparator will be reviewed here with
regards to Figure 2.10.
The goal of this comparator design was primarily to achieve high speed
and accuracy to a differential 1/2 LSB current output from the DAC of 10/4A.
The comparator has no offset cancellation and as noted in [5],a regenerative
latch design suffers from mismatch effects of the process and will usually attainin1
reset
0
Jr-n1n2 in2
nr
,oips
ns
Figure 2.10: Regenerative-latching Signal Comparator
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input offsets in the several tens of millivolts. Multistage offset cancellation using
both input offset and output offset cancellation are discussed in [5], andcan be
used to reduce the input-referred offset.
2.2.1 Topology and Description
The basic architecture of the comparator of Figure 2.10was taken from
[6] as in that design, the intent was to minimize the regeneration timeconstant,37
Regarding the figure, two-phase, non-overlapping clocksare used to
generate a reset period and a regeneration period. During the reset period the
compare signal is low so FETs pt1 and pt2 are off, isolating the input stage of
the core from the output stage. Also the precharge FETs, n3 and n5are on,
pulling the output nodes, of and o2, to AGND.FET p3 is on pulling the two
input nodes, al and a2 to the same voltage level.During regeneration mode,
nrst goes high (reset goes low) and ncmp goes low (comparegoes high)
allowing current to be sourced from p1 and p2 through ptl and pt2, which also
allows the input voltages to be pulled apart via the positive feedback loop
provided by both the n- and p- flip-flops.
The major causes of offset in this circuit are due to mismatches in the
input pair, n1 and n2, between p1 and p2, ptl and pt2, and secondarily, between
the precharge and n-channel flip-flop transistors. Charge injection from ptland
pt2 will introduce another differential error.The sum of the offsets due to the
above charge injection and the p-FET pair mismatch is reduced by the gain of
the input stage,gm/'
g,,,,
(
Once regeneration is begun, T,= ,where is the total of all the
input and parasitic capacitancesat node alora2,andgmisthe
transconductance of either of theinput FETs, p1or p2.With some
approximation. (',iscomprisedofthegate-to-sourceandgate-to-drain
capacitances of n1,p1. ptl, and p3.It is clear from the above equation thata38
smaller ('and a maximized g, produces a smaller value for rro,and thus a
faster comparator. The tradeoffs made are in minimizing the sizes of the FETs
to reduce the parasitics, at the expense of larger offsets and less current.
2.2.2 Comparator Design
To facilitate a high-speed design, minimum length transistorsare used
and an attempt is made to minimize the regeneration time constant. Therelative
sizes of FETs p3 to p1 and p2 are crucial for fast regeneration.When
regenerationis begun, there is a short time during which Trey
as device p3 is not yet all the way off.In fact, its fast turn-off will cause some
charge injection at the input nodes, resulting ina differential offset from their
reset value. The above equation shows that rg doesn't become positive until
g2 gdsp3 At some point, /pi = Ip3, and the rate of change of Val- V,92 reaches
a minimum. It is derived in [6] that
(2.10)
to ensure that p3 supplies enough current to continue to charge nodeal beyond
a voltage where p1 is in saturation.
The FET sizeswerecompletelydesignedaroundthegoalof
making t,e,250ps. Widths of 10um were chosen for the input differential pair,
n1 and n2. VTo mismatch from section 2.1.1.1, equation2.2, results in a random39
offset of approximately 4mv using the 10um width.Even though factors of
temperature,power supply variation,and substratenoisewillcontribute
additional offset, the 10um widthserves as a good starting point. A calculation
of ('and ('for this width resulted in + 18fF for these devices after
increasing the result again by half.It was then assumed that the value of
('('t, would be roughly the same for FETs p1, pt1 and p3.This yielded an
estimate for (', on the order of 80fF, and this wouldrequire gmp,320,us to
achievethestatedregenerationtimeconstant. Theapproximation
gmp I
(Tfn
k'l(I' V,) was used to compute widths for p1 and p2, having fixed
their lengths at 1 pm.In the process being used, k'341Z,and the value of
'7.) was set at 0.3v. This gave WP,23 2.1itn.The ratio of the conduction
k' factors in the process is about 2.6, so the widths of n4 and n5were
originally sized by dividing W. by this ratio. The FETsizes of p3, pt1, and pt2,
are proportional to the width of p1 because the capacitance relatedto the width
of p1 includes the parasitics capacitances from thesetransistors. Because p3 is
shared between nodes al and a2, its size isdictated by equation (2.10), but
FETs pt1 and pt2 must perform with thesame characteristics as p3 in a single-
ended manner.
The widths of pt1 and pt2 (thus, p3)can be specifically calculated by
looking at the relationship of pt1 to p1. Theauthors of [6] noted that the current40
generated in p1 when the portion of which was due to the surrounding
parasitics,C.,.was equivalent to the total gate capacitance of p1(), that
currentIj,p,,would yield the optimum value forTr,.Using the relation
Idspi
C
At
withA= 2.5v(this was an estimate for the change in voltage at
al or a2 during regeneration) and At="rg = 250ps,Iis calculated to be
400 ,uA.If the saturation equation is used with this value for I and a
Tcspi, =2.5v,then the widths of pt1 and pt2 are found to be 9.2inn.
FETs n1 and n2 were sized using the approximationgn,, = V21(1 1(W I ,
such that the input offset of the p-FET flip-flop pairwas effectively reduced by a
i factor of at leastg mp-
2.5.Both gmn, and g,pi are calculated in the following
section.
2.2.2.1 Regeneration Time Constant
The gate-drain and gate-source capacitanceswere calculated for pt1, p1,
and p3,using[4],as well as the gm of devices p1and p2.Using
2
1
Cgs =gsovl+ CoxWL,C=gdavl+ CoWL for p3 (non-sat at thestartof
regeneration), and C, = Cgd,i the capacitances from the devicesabove are as
follows:
p1,2Cgs = 43.57fF, Cgd = 2.05fF41
pt1,2Cgs = 11.53fF, Cgd = 1.70fF Total C11. = 88.94fF
p3 Cgs = 10 35fF, Cgd = 1.70fF
n1,2Cgs = 15 94fF, Cgd = 2.10fF
These capacitances are within ±15% of the values thatSPICE reports.
gm for p1,2 is approximated as V2k1(PV / L) using an id of 312M fora
small input signal level at the slowest PVTcorner, which yields 875µS.For this
case, SPICE reports a gm of only 480,La, sothis is what is used. Additionally,
=100fFisusedtoadd10%ofmargintothecalculation.
Finally, Tr=
C
sn
1 00fF
208p.c. " 400i(-/S
2.2.2.2 Simulation Results
A simulation plot of the comparatorresponse is shown in section 2.3
where the DAC-Comparator interface is discussed.The comparator makes
correct decisions in the same PVTcorners listed for the DAC, when a 34mv
differential signal is applied to the inputs.In the nominal case, the time elapsed
from ncmp beginning to go true, to the timeq and qn have reached 10% of their
final value, is 1.8ns. The samemeasure for the SLOW, 4.75v supply, 85 deg. C
case is 2.3ns.
The power consumption of the comparator isas follows:
Nominal case IAVDD = 83.3M lvDD = 954M (S-R latch)
POWerAVDD = 0.396mw PowervDD = 4.77mw42
Total power 5 17mw
2.3 DAC-COMPARATOR INTERFACE
The DAC-Comparator interface is shown in Figure 2.11.It is important to
note that the nodes sigp and sign are subject to kickback from switchingoff p3
inside the comparator (Figure 2.10) when going into theregeneration phase.
Transient immunity on the output nodes of the DAC then isvery important for
guarding the integrity of the output signal current during the comparator'sreset-
to-compare phase transition. This transient immunity is provided bythe cascode
output stage of the DAC (see Figure 2.5).
In order operate the feedback loop at high speed, the DACoutput which
is the input to the comparator at the interface nodes sigpand sign, requires a
low impedence so that the time constant of the interfaceTp = Rp xC,,,,is small.
SP[0:5]
AVDD
RP
compare
reset
n
Figure 2.11: DAC-to-Comparator Interface43
Basically, the interface should be a low impedence voltagesource inputing to a
high-impedence circuit (the comparator has a high-impedance, differentialpair
input), so that the signal is not attenuated or distorted.As mentioned above,
within the comparator. the kickback voltage whichoccurs when the reset switch
(p3) turns off, will be coupled back to sigp and sign throughthe gate-source
parasitic capacitors of FETs n1 and n2 ( 17 fF ; see Figure 2.10). Having a
low resistance at the interface nodes then will help tosuppress the amplification
of this transient. For the circuit shown in Figure 2.11, Rp= 34200 and Cm of the
comparator is 17fF, which ensures the low impedance of the DACoutput, and
yields a small Z
2.3.1 Current-to-Voltage Converter
A resistor size must be chosen for the I-V converter. The maximumsingle-
ended current signal swing from the DAC is from 950Mto 150M with a
common-mode current of 550 ,uA.Taking into account the need to leave enough
headroom for the comparator's input devices by keeping the inputa threshold
above the input source node (ins in Figure 2.10),a value for Rp and and Rn
were found as follows:
Minimum Vin(1.5v)Maximum Vin (4.75v-low VDD) = 3.25vmax se.
signal swing, VmaxAnd,3.25v
950 a4
342kO
44
sothehighestinputvoltageduetolowestsignalcurrentwillbe
D m 4.49v = Vin__max,and the lowest input voltage due to the
highest signal current will be VDD(imax_seXRp)= 1.50v ----;n_m ,which is for a low
supply voltage.Thus, the signal voltage swing is as largeas can be allowed,
which gives more signal-to-noise immunity. This simplecurrent-to-voltage
conversion on a 10 ,uA differential signal ideally results in 34mvdifference at the
comparator input,which is close to half the signal level needed to be outside
the offset level.
2.3.2 Results
A simulation where a forward path signal is combined withthe DAC code
transitioning from -8 to +8 to result in a 10 uA differentialoutput, was done for
different nominal and slow PVT corners.The results for a SLOW, 5.0v, 85
degree C case are shown in Figure 2.12.
Although it is not shown, the code changeoccurs from -8 to +8 at 14ns,
and then back to +8 at 22ns. The simulations indicatedthat the resultant signal
on sigp and sign was correct in output magnitude for each particularcase
according to the DAC's performance for thatcase.That is, each PVT case
results in a different unit current and thus,a different output current from the
ideal nominal case. However, the linearity is stillpreserved over each case.Ina)
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Figure 2.12: Simulation of DAC-Comparator interaction;sigp-sign is the
differential interface voltage signal between the DAC andthe comparator,
with q and qn the comparator output, both shownin Figure 2.11; nrst,
ncmp, and al -a2 are signals internal to the comparator in Figure 2.10, with
al -a2 being the differential result during regeneration.46
the slowest PVT corner, the output current of the DAC leads the settled voltage
value on sigp and sign by .55ns.
The simulations also indicated that over the 15 PVTcases listed for the
DAC, the DAC-comparator interface block was able to achievea correct decision
at the comparator's output latch for a 1/2 LSB differential signalon the interface
node. The internal comparator nodes al and a2 shown in Figure 2.10,are the
regeneration nodes of the comparator.These nodes show best the analog
response of the comparator to a differential input, prior to amplification and the
output latch. Nodes al and a2 are shown in Figure 2.12 with theirresponse to
the equivalent 1/2 LSB voltage input which is shown differentiallyas sigp-sign.
All simulations were run at 100MHz meaning that code changes in the
DAC occurred within 1Ons of one another.In Figure 2.12, the comparator
control signals ncmp and nrst are shown rather than the system-level signals,
compare and reset, as the internal signals are non-overlapping and it is easier
to view their low-true periods. Inside the comparator, ncmp and nrstare cycled
at maximum periods of 3.5ns and 2.5ns respectively,as is shown in the top
graph of ncmp and nrst (in Figure 2.12).
The overall power consumption of the interface block isas follows:
Nominal case lAvDD = 1.38mA
POWerAVDD = 6 90mw
Total power 30.0mw
lvDD = 4.61 mA
PowervDD = 23.1nnw47
3. CONCLUSIONS
The DAC, analog summation, and comparator components of the DFE
feedback loop were successfully designed and schematically simulatedto
achieve >100Mhz performance in most cases, to theaccurracy of 1/2 LSB of the
designed full-scale range of the DAC (1.28mA differential).
The DAC and analog summation design were the most thoroughly
investigated of the three blocks. Many issues were revealed in the DAC suchas
the core device lengths were found to be marginal to meet theaccuracy
specification of 1/2 LSB in terms of current matching. Also, the voltage switching
circuit which provided the core switches with a reduced gate voltagerange was
found to consume large amounts of power due to static current. The nonlinearity
of the DAC is within the goal of < 1/2 LSB, but insome of the more severe PVT
cases, there is not much margin. The signal summation point operates well in
simulation, with verylittledisturbance due to code changes, as the core
switches' gate capacitance was kept to a minimum and the summation pointwas,
by design, a low impedence node.
The goal of achieving a small regeneration time constantwas reached
and the comparator makes correct decisions inmany severe PVT cases, at
speeds greater than 200MHz.
The designed components were interfaced and clockedat 100Mhz to
partially simulate a DFE loop and to determine the timingrelationships between
the control signals of the blocks. These simulations produceda timing diagram48
for the DAC control codeword, and the reset and compare control signals of the
comparator, that allowed the partial loop to interact correctly.
The power goal was not met.It was anticipated that the two blocks plus
the interface current from the resistors would consumeno more than 2mA total,
for a power total of 10mw. The SWLEV circuits consume large amounts of static
power and a different approach must be taken to reduce the gate voltage levels
for the switches inside the DAC. The power consumption of the comparatorwas
minimal at just over 5mW. The partial loop interface used nominally 30mW, with
75% of the power being used by the DAC's voltage switching blocks.49
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